# Alchitry Pt V2

**Type:** Product page · **SKU:** DEV-27873 · **Brand:** [Sparkfun](https://core-electronics.com.au/brands/sparkfun-australia)
**Page:** https://core-electronics.com.au/sparkfun-alchitry-pt-v2-xilinx-artix-7-fpga-development-board.html ([markdown](https://core-electronics.com.au/sparkfun-alchitry-pt-v2-xilinx-artix-7-fpga-development-board.html.md))

The Alchitry Pt V2 is a platinum-tier FPGA development board that has been engineered for high-speed performance and compact designs. The Pt V2 was...

## Pricing

- **Price:** $459.95 (inc GST) — $418.14 AUD, exc GST

## Availability & dispatch

- Available with a lead time — expect dispatch between Aug 17 and Aug 24.

## Description

The Alchitry Pt V2 is a platinum-tier FPGA development board that has been engineered for high-speed performance and compact designs. The Pt V2 was designed with a low-profile backside, featuring no components taller than 1.5mm. This enables the use of high-speed 1.5mm stack-height DF40 connectors, allowing you to build incredibly dense and powerful multi-board systems.

The Artix 7 FPGA requires a free license for Vivado. [Click here](https://alchitry.com/tutorials/setup/vivado/) for instructions on installing it.

As part of the modular Alchitry ecosystem, the Pt stacks with expansion boards called "Elements" to add prototyping spaces, buttons, LEDs, and more. To make a proper physical connection with its high-speed connectors, the Pt requires a Br, Fn, or Sp Element when connecting to an Ft, Ft+, or Hd board. This prevents the connectors from contacting capacitors on the bottom of the Pt.

### Features & Specs

- XC7A100T-2FGG84I FPGA
- Connectors on both sides of the board allow two independent stacks (IO isn't shared)
- 206 IO pins 
    - All IO pairs are LVDS\_25 capable inputs or TMDS\_33 capable IO
    - 112 on the top 
        - 32 triple voltage (3.3V, 2.5V, or 1.8V) pins (16 pairs) capable of LVDS\_25 IO
        - 76 routed as 100 ohm differential pairs
        - Remaining IO routed as 50 ohm single ended
        - 8 are on the control header
    - 92 on the bottom 
        - 24 routed as 100 ohm differential pairs
        - Remaining IO routed as 50 ohm single ended
        - 8 are on the control header
    - 2 on QWIIC connector
- 20 GTP pins broken out on the bottom 
    - 2 clock input pairs
    - 4 Tx pairs
    - 4 Rx pairs
    - 6.25 Gb/s bandwidth per pair
- 100MHz oscillator
- 8 general purpose LEDs
- 1 button (typically used as reset)
- 256MB DDR3L @ 800Mb/s (400MHz)
- 32MBit Configuration FLASH
- FT2232HQ USB -> JTAG and USB -> UART (12Mbaud max) or FIFO (~8MB/s)
- 5-12V input voltage on-board power supply 
    - 3.3V @ 4A (IO)
    - 2.5V @ 500mA (triple voltage pins, derived from 3.3V)
    - 1V @ 4A (VCCINT)
    - 1.8V @ 1.2A (VCCAUX, triple voltage pins)
    - 1.35V @1.2A (DDR3L)
    - 1.8V @ 200mA (analog)
    - 1V @ 1.5A (MGTAVCC, derived from 3.3V)
    - 1.2V @1.5A (MGTAVTT, derived from 3.3V)

### Documentation

- [Schematic](https://core-electronics.com.au/attachments/localcontent/AlchitryPlatinumRevA_38140c949b5.pdf)
- [3D Model (STEP)](https://cdn.alchitry.com/docs/Pt-V2/Alchitry%20Platinum%20v2.step)
- [DC and AC Switching Characteristics (DS181)](https://docs.amd.com/v/u/en-US/ds181_Artix_7_Data_Sheet)
- [SelectIO Resources (UG471)](https://docs.amd.com/v/u/en-US/ug471_7Series_SelectIO)
- [Clocking Resources (UG472)](https://docs.amd.com/v/u/en-US/ug472_7Series_Clocking)
- [All Xilinx Artix 7 Docs](https://docs.amd.com/search/documents?filters=Product_custom~%2522Adaptive+SoCs+%2526+FPGAs%257CFPGA%257CArtix+7%2522&content-lang=en-US)

The Artix 7 FPGA requires a free license for Vivado. [Click here](https://alchitry.com/tutorials/setup/vivado/) for instructions on installing it.

## Images

- [Product image 1](https://core-electronics.com.au/media/catalog/product/D/E/DEV-27873-1.jpg)